

Stages in a Pipelined Implementation of the MIPS Architecture





Stage 0 Stage 2 Stage 3 00000001 A + B 00001000 00000000 00001000 Clock Run Delay 3e8 ms (hex) Reset	0 0		MIPS Pipelined In	mplementation		
00000001 A + B 00000000 00001000 Clock Run Instruction Delay 3e8 ms (hex)		Stage	0 Stage 1 Stage 2 S	Stage 3		
A + B 00000000 00001000 Clock Run Delay 3e8 ms (hex)			\bigcirc			
00000000 00001000 Clock Run Delay 3e8 ms (hex)		0000001				
Clock Run Delay 3e8 ms (hex)		A + B				
Clock Run Delay 3e8 ms (hex)	000000	00	00001000			
Instruction Delay 3e8 ms (hex)	00000		00001000			
Instruction Delay 3e8 ms (hex)						
Instruction Delay 3e8 ms (hex)						Clock
Instruction Delay 3e8 ms (hex)						Run
					_	
Reset Reset						Delay 3e8 ms (hex)
				• ac021000		Reset
Instruction Registers			Instruction Registers			
Stage 1 Stage 2 Stage 3		Stage 1	Stage 2	Stage 3		
Instruction Instruction		Instruction	Instruction	Instruction		
▶ 1000ffff ▶ ac021000 ▶ 20420001		▶ 1000ffff	▶ ac021000	▶ 20420001		

